

Implementation and Application of Gate Voltage in NEGF Calculations

Mari Ohfuchi¹ and Taisuke Ozaki²

¹Fujitsu Laboratories Ltd.

²Institute for Solid State Physics, The University
of Tokyo

My 2nd Visit to South Korea This Month

FUJITSU

Oct. 30 – Nov. 3
7th A3 Symposium
on Emerging
Materials
Buyeo, 2.5 h



Nov. 24 – 25
2nd OpenMX
Developer's Meeting
Daejeon, 3 h

Outline

■ Introduction

- Motivation and Significance for the Implementation of a Gate Function in NEGF Calculations

■ Implementation of a Gate Function

- Symmetric Zigzag Graphene Nanoribbon Spin Filter



■ Application to All Two-Dimensional (2D) Tunneling Field Effect Transistors (TFETs)

- P-doped GeSe/MoS₂/VS₂ TFETs

■ Summary


Introduction

MPU High-Performance Physical Gate Length



Toward Whole-Device Simulations


FUJITSU



Implementation of a Gate Function

FUJITSU


Symmetric Zigzag Graphene Nanoribbon Spin Filter¹



π : symmetric


π^* : antisymmetric

¹T. Ozaki et al., PRB **81**, 075422 (2010).




Antiferromagnetic junction

$$V_b = 0$$





$$V_b > 0$$




Model for tests of the implementation

Symmetric Zigzag Graphene Nanoribbon




Ferromagnetic junction

$$V_{SG} < 0$$



Transmission



Double gate structure


3D Poisson equation

FUJITSU

Boundary condition (BC)


Open BC

Periodic BC



$$\left(\frac{\partial}{\partial x^2} - k_y^2 - k_z^2 \right) \varphi(x, k_y, k_z) = -\frac{4\pi}{\varepsilon_0} \rho(x, k_y, k_z)$$

Parallelization in bc plane (63x125)



$$\left(\frac{\partial}{\partial x^2} + \frac{\partial}{\partial y^2} - k_z^2 \right) \varphi(x, y, k_z) = -\frac{4\pi}{\varepsilon_0} \rho(x, y, k_z)$$

Parallelization in only c line (125)

Programing

Modification of only 10 Files

tran_variables.h

openmx_common.h

lapack_prototypes.h

tran_prototypes.h

Allocate_Arrays.c

Free_Arrays.c

init_alloc_first.c

truncation.c: Preparation for transforming from AB to C partition





TRAN_Input_std.c

TRAN_Poisson.c — TRAN_Poisson_FDG



- FFT for the boundary conditions
- Transformation from AB to C partition
- 2D real space Poisson equation
- Transformation from C to AB partition
- FFT to real space

Hartree Potential (eV)

$$V_{SD} = 0 \text{ V}, V_{SG} = 0 \text{ V}$$




$$V_{SD} = 0.3 \text{ V}, V_{SG} = -10 \text{ V}$$




Transmission


$$V_{SD} = 0 \text{ V}, V_{SG} = 0 \text{ V}$$



$$V_{SD} = 0.3 \text{ V}, V_{SG} = -10 \text{ V}$$



This provides another possible spin filter.




All 2D Material Tunneling FETs

FUJITSU

Graphene

Discovery (2004)

hBN




Transition metal
dichalcogenide (TMDC)


Phosphorene

Group-IV monochalcogenide

Ti	V	Cr	S
Zr	Nb	Mo	Se
Hf	Ta	W	Te




P	S
Ge	Se
Sn	Te





GeSe/MoS₂/VS₂ Tuneling FETs (TFETs)

FUJITSU



The subthreshold swing (SS) in conventional FETs is limited to 60 mV/dec.




The lattices of these materials are matched with a relatively small unit cell.

Computational Details

- DFT code: OpenMX
- Exchange-correlation potential:
GGA-PBE with van der Waals correction
- Norm-conserving pseudopotential:
Troullier-Martins
- Pseudo atomic orbitals (PAOs)
 - Geometry optimization:
Ge7.0-s3p3d3f2, Se7.0-s3p3d2f1, P7.0-s3p3d2f1,
Mo7.0-s3p2d2f1, S7.0-s3p3d2f1, V6.0-s3p3d2
 - Transport: s2p2d1
- Temperature: $T = 300$ K


Atomic Structure




Gate Control

FUJITSU

Partial density of states (PDOS) of Mo atom
in the center of the channel ($L_{\text{Ch}}=1.9 \text{ nm}$)



Device Properties



L_{Ch}	I_{on}/I_{off}
1.9 nm	> 10
2.6 nm	> 10^3

The subthreshold swing (SS) would be further improved by using a high- κ material as a gate dielectric that is a vacuum in the present model.

Computational Cost

Computer: Fujitsu PRIMERGY CX400



Information Technology Center,
Nagoya University
568 nodes
28 cores (128 GB)/node

L_{Ch} (nm)	Number of atoms	Number of mpi	Number of threads	Time (day)
1.9	244	105	7	1.5
2.6	280	105	7	2.7

We need further parallelization of Poisson equation calculation.

Summary

- We implemented a gate function in OpenMX (DFT-based NEGF code), by applying open boundary conditions to the 3D Poisson equation.
- We designed GeSe/MoS₂/VS₂ TFETs and examined the device properties using the developed code.
 - $I_{\text{on}}/I_{\text{off}} > 10$, SS = 8.5 V/dec @ $L_{\text{Ch}} = 1.9$ nm
 - $I_{\text{on}}/I_{\text{off}} > 10^3$, SS = 3.6 V/dec @ $L_{\text{Ch}} = 2.6$ nm
- This could be a powerful tool for exploring novel nanoelectronic and spintronic devices.

FUJITSU

shaping tomorrow with you